

## UNIVERSITI TEKNOLOGI MALAYSIA

### DECLARATION OF THESIS / UNDERGRADUATE PROJECT PAPER AND COPYRIGHT

Author's full name : MOHAMAD KHUSAINI BIN ISA

Date of birth : 10 JANUARY 1986

Title : LAB MANUAL FOR LOGIC ANALYZER

Academic Session: 2009/2010 2

I declare that this thesis is classified as:

☐

**CONFIDENTIAL**

(Contains confidential information under the Official Secret Act 1972)\*

☐

**RESTRICTED**

(Contains restricted information as specified by the organisation where research was done)\*

☐

**OPEN ACCESS**

I agree that my thesis to be published as online open access (full text)

I acknc

1. The thesis is the property of Universiti Teknologi Malaysia.
2. The Library of Universiti Teknologi Malaysia has the right to make copies for the purpose of research only.
3. The Library has the right to make copies of the thesis for academic exchange.

Certified by:

**SIGNATURE**

860110 – 01 – 5327

**(NEW IC NO. /PASSPORT NO.)**

Date: April 21, 2010

\_\_\_\_\_

**SIGNATURE OF SUPERVISOR**

**NAME OF SUPERVISOR**

Date :

\_\_\_\_\_

**NOTES :** \* If the thesis is CONFIDENTIAL or RESTRICTED, please attach with the letter from the organisation with period and reasons for confidentiality or restriction.

## **ABSTRACT**

Logic analyzer is a device used to analyze the working of any sort of digital circuit. The aim of this project is to build a lab manual for the logic analyzer. Later, this thesis will explain in detail every element used in this project including the modes and functions that can be used in by logic analyzer. The most crucial part of this project is the process on building the lab manual on how to use the logic analyzer. The manual will be divided into two parts, the Timing Mode Analyzer and State Mode analyzer. A sequent counter circuit will be used as the test subject for the timing analyzer part while the Flight 68k board will be used as the test subject for state analyzer part. Further, the result of this project is proves by executing every part of the lab manual and the result gather from executing the lab manual is discuss. In the end of this project, the usage of logic analyzer is explored and a complete lab manual for the logic analyzer that will be able to help the student to learn to use the logic analyzer is built. This lab manual will teach the student on how to setup the manual analyzer for usage on various functions and modes. Also it will help the student to learn on how to probe the circuit according to the type of circuit to analyze. Furthermore the lab manual will also expose the student on writing and assembling of a program.

## **ABSTRACT**

Logic analyzer adalah alat yang digunakan untuk menganalisa sebarang jenis litar digital. Tujuan projek adalah untuk membina sebuah panduan untuk menggunakan 'logic analyzer'. Seterusnya, thesis ini akan menerangkan secara terperinci kesemua elemen yang digunakan di dalam projek ini termasuklah kesemua mod dan fungsi yang boleh digunakan dalam 'logic analyzer'. Bahagian terpenting di dalam projek ini adalah proses menghasilkan panduan untuk menggunakan 'logic analyzer'. Panduan ini akan dibahagikan kepada dua bahagian, 'Timing Mode Analyzer' dan 'State Mode Analyzer'. Sebuah litar pengira akan digunakan di dalam bahagian 'Timing Mode Analyzer' manakala papan Flight 68k akan digunakan dalam bahagian 'State Mode Analyzer'. Selanjutnya hasil projek ini akan dibuktikan dengan melaksanakan kesemua bahagian di dalam panduan ini dan keputusannya dibincangkan. Pada penghujung projek ini nanti, kesemua cara menggunakan 'logic analyzer' akan dibuat dan sebuah 'Lab Manual' untuk 'logic analyzer' yang mana ia akan membantu pelajar mempelajari cara menggunakan 'logic analyzer' akan dihasilkan. Panduan ini nanti akan mengajar pelajar tentang cara menyediakan 'logic analyzer' untuk pelbagai fungsi dan mod analisis. Selain itu pelajar juga akan mempelajari cara memprob litar dengan betul menikut jenis litar yang dianalisis. Selanjutnya 'Lab Manual' ini juga akan mendedahkan pelajar kepada penulisan dan penghimpunan sesebuah program.

## **TABLE OF CONTENTS**

<b>CHAPTER</b>	<b>TITLE</b>	<b>PAGE</b>
	<b>DECLARATION</b>	<b>I</b>
	<b>DECLARATION</b>	<b>II</b>
	<b>ABSTRACT</b>	<b>III</b>
	<b>ABSTRAK</b>	<b>IV</b>
	<b>TABLE OF CONTENTS</b>	<b>V</b>
	<b>LIST OF TABLES</b>	<b>VIII</b>
	<b>LIST OF FIGURES</b>	<b>IX</b>
	<b>LIST OF APPENDICES</b>	<b>X</b>
<b>1</b>	<b>INTRODUCTION</b>	<b>1</b>
	<b>1.1 Problems Statement</b>	<b>2</b>
	<b>1.2 Objective</b>	<b>2</b>
	<b>1.3 Project Scope</b>	<b>3</b>
	<b>1.4 Project Planning</b>	<b>3</b>
<b>2</b>	<b>LITERATURE REVIEW</b>	<b>5</b>
	<b>2.1 Logic Analyzer</b>	<b>6</b>
	<b>2.1.1 Triggering</b>	<b>7</b>
	<b>2.1.2 Timing Analyzer mode</b>	<b>7</b>
	<b>2.1.3 State Analyzer mode</b>	<b>8</b>
	<b>2.2 Probe</b>	<b>9</b>
	<b>2.2.1 Combination POD</b>	<b>9</b>
	<b>2.2.1 Disassembler POD</b>	<b>10</b>

	<b>2.3 Test Hardware: Sequent Circuit</b>	<b>11</b>
	<b>2.3.1 Circuit Schematic</b>	<b>11</b>
	<b>2.3.2 4026 IC</b>	<b>12</b>
	<b>2.4 Test Hardware: Flight 68k Board</b>	<b>14</b>
	<b>2.5 68k Program Assembler</b>	<b>16</b>
	<b>2.5.1 68k EASy68K</b>	<b>16</b>
	<b>2.5.2 Command Prompt</b>	<b>19</b>
	<b>2.6 Hyper Terminal</b>	<b>20</b>
<b>3</b>	<b>METHODOLOGY</b>	<b>22</b>
	<b>3.1 Part 1: Timing Analyzer</b>	<b>23</b>
	<b>3.1.1 Connecting the Logic Analyzer to the                     Sequent Circuit.</b>	<b>23</b>
	<b>3.1.2 Setup the Logic Analyzer to Analyze the                     Sequent Circuit.</b>	<b>24</b>
	<b>3.1.3 Analyzing the Sequent Circuit</b>	<b>25</b>
	<b>3.2 Part 2: State Analyzer</b>	<b>26</b>
	<b>3.2.1 Part 2.1: Setup</b>	<b>27</b>
	<b>3.2.2 Part 2.2: Assembling Program and                     preparing .BIN file</b>	<b>28</b>
	<b>3.2.3 Part 2.3: Download a Program into the                     Microprocessor and Trigger the program                     using Hyper Terminal on Window XP</b>	<b>28</b>

<b>4</b>	<b>RESULT</b>	<b>29</b>
	<b>4.1 Part 1: Timing Analyzer</b>	<b>30</b>
	<b>4.1.1 Instruction of Part 1 of the Lab Manual</b>	<b>30</b>
	<b>4.1.2 Result of Part 1 of the Lab Manual</b>	<b>31</b>
	<b>4.2 Part 2: State Analyzer</b>	<b>33</b>
	<b>4.2.1.1 Instruction of Part 2.1 of the Lab Manual</b>	<b>33</b>
	<b>4.2.1.2 Result of Part 2.1 of the Lab Manual</b>	<b>36</b>
	<b>4.2.2.1 Instruction of Part 2.2 of the Lab Manual</b>	<b>37</b>
	<b>4.2.2.2 Result of Part 2.1 of the Lab Manual</b>	<b>39</b>
	<b>4.2.3.1 Instruction of Part 2.3 of the Lab Manual</b>	<b>41</b>
	<b>4.2.3.2 Result of Part 2.1 of the Lab Manual</b>	<b>46</b>
<b>5</b>	<b>DISCUSSION</b>	<b>48</b>
	<b>5.1 Logic Analyzer Categories</b>	<b>49</b>
	<b>5.2 Probing the Circuit</b>	<b>49</b>
	<b>5.3 Analyzing a System</b>	<b>50</b>
	<b>5.4 Trigger Function</b>	<b>50</b>
<b>6</b>	<b>CONCLUSION AND SUGGESTIONS</b>	<b>51</b>
	<b>6.1 Conclusion</b>	<b>51</b>
	<b>6.2 Suggestion</b>	<b>52</b>

<b>REFERENCES</b>	<b>53</b>
<b>Appendix A</b>	<b>54</b>
<b>Appendix B</b>	<b>71</b>
<b>Appendix C</b>	<b>73</b>

### **LIST OF TABLES**

<b>NO.</b>	<b>TITLE</b>	<b>PAGE</b>
<b>1.1</b>	<b>Gantt chart for FYP 1</b>	<b>3</b>
<b>1.2</b>	<b>Gantt chart for FYP 2</b>	<b>4</b>
<b>2.1</b>	<b>4026 sequent table</b>	<b>12</b>

## **LIST OF FIGURES**

<b>NO.</b>	<b>TITLE</b>	<b>PAGE</b>
<b>2.1</b>	<b>Logic Analyzer</b>	<b>6</b>
<b>2.2</b>	<b>Timing analyzing</b>	<b>7</b>
<b>2.3</b>	<b>State analyzing</b>	<b>8</b>
<b>2.4</b>	<b>Combination POD</b>	<b>9</b>
<b>2.5</b>	<b>Disassembler POD for 68000</b>	<b>10</b>
<b>2.6</b>	<b>Sequent circuit schematic</b>	<b>11</b>
<b>2.7</b>	<b>4026 IC layout</b>	<b>13</b>
<b>2.8</b>	<b>Flight 68k Board</b>	<b>14</b>
<b>2.9</b>	<b>Connection between 68k microprocessor and 27C64 EPROM on the Flight 68k board</b>	<b>15</b>
<b>2.10</b>	<b>Program Editor of EASy68K software window</b>	<b>16</b>
<b>2.11</b>	<b>Program writing using EASy68K software.</b>	<b>17</b>
<b>2.12</b>	<b>Program debugging using EASy68K software</b>	<b>17</b>
<b>2.13</b>	<b>Listing File obtain using EASy68K software.</b>	<b>18</b>
<b>2.14</b>	<b>Command Prompt</b>	<b>19</b>
<b>2.15</b>	<b>Assembling and produce .BIN file using Command Prompt</b>	<b>19</b>
<b>2.16</b>	<b>HyperTerminal on Window XP</b>	<b>20</b>
<b>2.17</b>	<b>HyperTerminal Prompt windows</b>	<b>21</b>
<b>3.1</b>	<b>Connections between the logic analyzer and the Combination POD</b>	<b>23</b>
<b>3.2</b>	<b>Probe label on the back of the Combination POD</b>	<b>24</b>
<b>3.3</b>	<b>Probe connected to the circuit</b>	<b>24</b>



<b>3.4</b>	<b>Sample result from the logic analyzer</b>	<b>25</b>
<b>3.5</b>	<b>Planning for part two of the lab manual</b>	<b>26</b>
<b>3.6</b>	<b>EPROM on Flight68k board</b>	<b>27</b>
<b>4.1</b>	<b>Instruction of Part 1 of the Lab Manual</b>	<b>30</b>
<b>4.2</b>	<b>Result of Part 1 of the Lab Manual</b>	<b>31</b>
<b>4.3</b>	<b>Instruction of Part 2.1 of the Lab Manual</b>	<b>33</b>
<b>4.4</b>	<b>Result of Part 2.1 of the Lab Manual</b>	<b>36</b>
<b>4.5</b>	<b>Instruction of Part 2.2 of the Lab Manual</b>	<b>37</b>
<b>4.6</b>	<b>Result of Part 2.2 of the Lab Manual</b>	<b>39</b>
<b>4.7</b>	<b>Instruction of Part 2.3 of the Lab Manual</b>	<b>41</b>
<b>4.8</b>	<b>Result of Part 2.3 of the Lab Manual</b>	<b>46</b>

### **LIST OF APPENDICES**

<b>APPENDIX</b>	<b>TITLE</b>	<b>PAGE</b>
<b>A</b>	<b>Lab Manual for Logic Analyzer</b>	<b>54</b>
<b>B</b>	<b>Schematic for Part 1</b>	<b>71</b>
<b>C</b>	<b>The program used in Part 2</b>	<b>73</b>

# **Chapter 1**

## **Introduction**

This chapter will explain the problems statement, objectives, scope of work and the project planning for Final Year Project 1 (FYP 1) and Final Year Project 2 (FYP 2). This project will be revolving around the usage of the logic analyzer. The vital part of this project is to explore the important function and analysis that can be done using the logic analyzer and produce the Lab Manual that can help the student to understand more on how to use the logic analyzer.

### **1.1 Problems Statement**

Went discussing on analyzing and debugging the digital system, logic analyzer is something that should be consider. Logic analyzer can prove to be a very useful and powerful tool to analyze and debug a circuit. But not all students can use the logic analyzer.

There have been several projects that had been done by the student from Faculty of Electrical Engineering related to this project. The earlier projects were able to produce the prototype of the lab manual for the logic analyzer for certain type of circuit and analyzer mode. By completing this project a fully commissioned lab manual on logic analyzer will be able to be produced.

### **1.2 Objective**

Two objectives are to be archive in this project:

- 1 To build a complete lab manual for a Logic Analyzer that covers most aspect and function on logic analyzer.
- 2 To built a lab manual that can be use by the students to fully understand on how to work a logic analyzer.

### **1.3 Project Scope**

The scope of this project includes:

- 1 To explore any function on the logic analyzer that can be used for study purpose.
- 2 To build a correct connection between the test hardware (microprocessor board, and sequential circuit) and the logic analyzer. After the connection are correctly connecting the logic analyzer to will be used to observe the working of the test hardware.
- 3 To built a lab manual on how to use the logic analyzer.

### **1.4 Project Planning**

TASK SCHEDULE	Week													
	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Meeting Coordinator														
Meet Supervisor														
Analyze and find information on the title														
Get comfirmation on the title														
Check the manual for the logic analyzer														
Study the previous thesis														
Prepare for presentation														
Writing Report														

**Table 1.1** Gantt chart for FYP 1

TASK SCHEDULE	Week																
	1	2	3	4	5	6	7	8	9	10	11	10	13	14	15	16	17
Reseaching counter circuit																	
Design counter circuit																	
Find the information on the state and timing analysis																	
study the Flight68k																	
Learn to use Hyper Terminal																	
Design the full Experiment																	
Built the counter circuit																	
Complete first part of the manual																	
Complete second part of the manual																	
Complete Third part of the manual																	
Ready for Demonstration																	
Thesis writing																	

**Table 1.2** Gantt chart for FYP 2

## **Chapter 2**

### **Literature Review**

The main purpose of this project is to produce a lab manual on using the logic analyzer. The manual are consist of several experiment that will be using the entire instrument that will be explain in this chapter later. The purpose of this chapter is to explain in detail every element used in this project. First of all this chapter will explain on the logic analyzer which is the vital part of this project. The other vital part of this project is probing the circuit. This chapter will also explain the two kind of probe that will be use in the experiment. The rest of this chapter will explain any other element that will be used for this project.

## **2.1 Logic Analyzer**



**Figure 2.1** Logic Analyzer

A logic analyzer is an electronic instrument that displays signals in a digital circuit that are too fast to be observed and presents it to a user so that the user can more easily check the operation of the digital system with precision. It is commonly used to debug and analyze a circuit that makes it similar to the oscilloscope. The main advantages over an oscilloscope are that more than 4 channels can be watched at the same time. The other advantage is, other than just a timing diagram, the logic analyzer can also analyze in state analyzer mode. Furthermore the logic analyzer the logic analyzer can trigger or record right where it's needed. This function will be explained later on in this chapter. In this project the LA4800 logic analyzer from Thurlby Thandar will be used in the experiment.

### **2.1.1 Triggering**

Besides having many more channels available than an oscilloscope, the other main advantage of a logic analyzer is its ability to record only the data of interest, even if it's buried in the middle of a complex and long programming. A logic analyzer can trigger on a complicated sequence of digital events, and then capture a large amount of digital data from the test subject. For example, a trigger could be designed to start recording only after seeing a particular bit pattern 4 times, followed by a delay, followed by another particular pattern. The usage of this function will be showed later on in the experiment.

### **2.1.2 Timing Analyzer mode**

There are two modes that can be used in analyzing using the logic analyzer. One of it is the timing mode, and the other is the state analyzer mode. The state analyzer mode will be explained later on in this chapter.

In Timing Analyzer mode, the logic analyzer uses its own internal clock to decide when to sample. This mode provides more resolution, and is useful for making sure all the signals in the test circuit (the sequent circuit) are transitioning correctly, in other word, data will be stable in sufficient amount of time before and after the clock signal. This mode will be showed in the experiment (see Appendix A).



**Figure 2.2** Timing analyzing

### **2.1.3 State Analyzer mode**



In State Analyzer mode, the logic analyzer samples the entire test signals on the test subject (in this case the microprocessor) on its own clock signal, so the analyzer sees the data exactly the same as the test circuit. The part two of the experiment (see Appendix A) will instruct the student on how to use the State Analyzer mode in the logic analyzer.

DISASSEMBLER DISPLAY					Set-up
DATA	OPERATION			bus transfer	U05/LDS R/W
0040	sp prog rd	CXC.VECT	Reset - SSP	00	
03F0	sp prog rd	CXC.VECT	Reset - SSP	00	
0000	sp prog rd	CXC.VECT	Reset - PC	00	
0410	sp prog rd	CXC.VECT	Reset - PC	00	
46FC	MOVE	#2700, SR		00	
2700	sp prog rd			00	
2E7C	sp prog rd			00	
2E7C	MOVE, L	#004003F0, A7		00	
0040	sp prog rd			00	
03F0	sp prog rd			00	
42B9	CLR, L	004000CE, L		00	
0040	sp prog rd			00	
00CE	sp prog rd			00	
6100	BSR, W	00223A		00	
0000	sp data rd		- word	00	
0000	sp data rd		- word	00	

<input checked="" type="button" value="SINGLE MODE"/>	<input type="button" value="STOPPED"/>	<input type="button" value="TRIGGERED"/>
<input type="button" value="E2V"/>	<input type="button" value="ON"/>	
<input type="button" value="SLOW ROLL"/>	<input type="button" value="FAST ROLL"/>	<input type="button" value="INFO"/>

**Figure 2.3** State analyzing

### Figure 2.4: Combination POD

### **2.2.1 Disassembler POD**

As explain, the probing is vital in order for the logic analyzer to be able to analyze the data from the circuit. In the second part of the experiment (see Appendix A), the microprocessor will be used, thus the Disassembler POD will be used to probe the microprocessor.




**Figure 2.5:** Disassembler POD for 68000

### 2.3 Test Hardware: Sequent Circuit

Two kind of circuit will be used as the test subjects for this project the sequent circuit and the microprocessor circuit. A counter circuit is selected to be used as the test subject. The circuit contains the 4026 IC which has a decade counter and a decoder for the 7 segment display. Since the project is to use the logic analyzer to analyze the circuit, hence this experiment is design to analyze the working of 4026 IC.

#### 2.3.1 Circuit Schematic

As explained, the analysis is on the 4026 IC. However a proper connection needs to be done for the circuit to function. Below is the schematic use to connect the 4026 IC.



**Figure 2.6** Sequent circuit schematic

This is the parts require for the circuit:

- Resistors: 10k, 47k
- 555 timer IC
- Capacitor: 1µF 16V radial
- 4026 counter and display driver IC
- LEDs ×8 or common-cathode 7-Segment Display.
- 9V battery


### **2.3.2 4026 IC**

The 4026 IC is the ideal choice for the experiment since it is simple enough to build but still has many signals that can be analyzed using the logic analyzer. Simply put, the 4026 IC has a counter and the 7-segment display in one integrated circuit. The count advances as the clock input becomes high. The outputs a-g go high (1) to light the appropriate segments of a 7-segment display (in this case the circuit is using the LED to put a test to the student) as the count advances. The maximum output current is about 1mA with a 4.5V supply and 4mA with a 9V supply. This is sufficient to directly drive many 7-segment LED displays. The table below shows the segment sequence in detail.

Count	a	b	c	d	e	f	g	h
0	1	1	1	1	1	1	0	1
1	0	1	1	0	0	0	0	1
2	1	1	0	1	1	0	1	1
3	1	1	1	1	0	0	1	1
4	0	1	1	0	0	1	1	1
5	1	0	1	1	0	1	1	0
6	1	0	1	1	1	1	1	0
7	1	1	1	0	0	0	0	0
8	1	1	1	1	1	1	1	0
9	1	1	1	1	0	1	1	0

**Table 2.1** 4026 sequent table

Below is the layout of the 4026 IC and the instruction on how to connect the IC:



**Figure 2.7** 4026 IC layout

- The reset input should be low (0V) for normal operation (counting 0-9). When high it resets the count to zero.
- The disable clock input should be low (0V) for normal operation. When high it disables counting so that clock pulses are ignored and the count is kept constant.
- The enable display input should be high (+Vs) for normal operation. When low it makes outputs a-g low, giving a blank display. The enable out follows this input but with a brief delay.
- The ÷10 output (h in table) is high for counts 0-4 and low for 5-9, so it provides an output at 1/10 of the clock frequency. It can be used to drive the clock input of another 4026 to provide multi-digit counting.
- The not 2 output is high unless the count is 2 when it goes low.


## **2.4 Test Hardware: Flight 68k Board**

In this project, the Flight 68k board will be used as the test hardware. The 27C256 EPROM and the 68k microprocessor on the Flight 68k board will be used as the test subject on the experiment (see Appendix A). Below is the figure of the Flight 68k Board:



**Figure 2.8** Flight 68k Board (square mark is the 68k microprocessor and 27C256 EPROM)

27C256 EPROM is a non-volatile device that the data retained without power. The Figure 2.8 shows that the two EPROM was use on the 68000 microprocessor board because it has two parts of memory which is even and odd. Later on, the experiment will show the student on how to analyze the program that already install in the 27C256 EPROM. Figure below show the connection between the 68k microprocessor and the EPROM:



**Figure 2.9** Connection between 68k microprocessor and 27C64 EPROM on the Flight 68k board.




## **2.5 68k Program Assembler**

Parts of the experiment were to build and assemble the program before it is downloaded into the Flight 68k board. So the 68k program assembler software is needed to do the assembling. To there is many choice of program assembler software can be use for example the EASy68K and 68k Assembler software or we can also use the Command Prompt. For this project the EASy68K software and the Command Prompt in the Window XP will be used to write and assemble the program.

### **2.5.1 68k EASy68K**

The use of the EASy68K in this project is to write and make the debugging of the program. The EASy68K software is choose for this project because it will make the program writing process easier and faster. Later on, the programs that have been written can be debugging to make sure the program doesn't have any error. After the simulation is done, the software can produce the full listing file for the program. The full program and the listing file is show in the Appendix C. Figure below will show the writing process and the listing file obtain using EASy68K software.



**Figure 2.10** Program Editor of EASy68K software window




Figure 2.11 Program writing using EASy68K software.




Figure 2.12 Program debugging using EASy68K software.





Figure 2.13 Listing File obtain using EASY68K software.

### 2.5.2 Command Prompt


Command Prompt can be use as the editor and assembler to the make a program. However in this project the usage of Command Prompt is only to assemble the program. It is necessary since the experiment will be using the Flight 68k board as the test subject, the assemble program will need be in the .BIN file. Later on, the experiment will show the student on how to assemble the program using the Command Prompt and how to produce the .BIN file.



```
C:\WINDOWS\system32\cmd.exe
Microsoft Windows XP [Version 5.1.2600]
(C) Copyright 1985-2001 Microsoft Corp.

C:\Documents and Settings\MIKROP6>cd\flt68k
C:\FLT68K>edit E:\prog0900\zyus2.asm
C:\FLT68K>xasm E:\prog0900\zyus2 E:\prog0900\zyus2 E:\prog0900\zyus2_
```

Figure 2.14 Command Prompt



```
C:\WINDOWS\system32\cmd.exe

C:\FLT68K>xasm E:\prog0900\zyus2 E:\prog0900\zyus2 E:\prog0900\zyus2
Flight 68000KPC Macro Cross-Assembler, Version 1.10
Copyright (C) 1987-1989 Crossware Products. All rights reserved.

Flight Electronics
Southampton
Hants, UK
Tel: (0703) 227721

Commencing first pass
Commencing second pass
Assembly complete
Bytes filed: 480
0 errors
0 warnings

C:\FLT68K>_
```


Figure 2.15 Assembling and produce .BIN file using Command Prompt

## **2.6 Hyper Terminal**

HyperTerminal, which comes with Window XP, can be used to obtain diagnostic information from your modem after an ISP session, or to make test calls to BBS or ISP numbers; it can also be used to get information from your modem about the firmware/driver version installed. In the experiment, student will need to use the Hyper Terminal in order to download the assemble program into the 68k microprocessor on the Flight 68k Board. Refer to the lab manual in Appendix A for the full instruction to operate the HyperTerminal.



**Figure 2.16** HyperTerminal on Window XP



**Figure 2.17** HyperTerminal Prompt windows

## **Chapter 3**

### **Methodology**

The purpose of this chapter is to explain the method done in order to archive the objective for this project. The project is to build a lab manual that can help the student to understand on how to use the logic analyzer. The Lab Manual is consisting of an experiment on operating the logic analyzer. This Lab Manual will be divided into two parts of experiment, the timing analyzer, and the state analyzer. In timing analyzer part, the experiment will use a simple sequent counter circuit. In this part of the Lab Manual, it will guide the student the setups needed to analyze a sequent circuit using logic analyzer and how to analyze the data generate by it. In state analyzer part, the experiment will be using the Flight 68k microprocessor board as the test subject. This part will explain to the student the setups need to analyze a microprocessor circuit using logic analyzer and how to analyze the data generate by it. In addition this part will also explain to the student on how to prepare a file to download into the microprocessor.

### **3.1 Part 1: Timing Analyzer**

As explain before this part will guide the student to use the Timing Analyzer Mode function on the logic analyzer. Simply put in word, this part of the Lab Manual contain three steps, connecting, setup, and analyze. Later on this step will be explained in detail.

#### **3.1.1 Connecting the Logic Analyzer to the Sequent Circuit.**

In order to have an accurate analysis, the connection between the circuit and the logic analyzer need to be accurate. Also the choosing of the probe use should be appropriate. At first, the student will be introducing to the Combination POD and how to connect it into the logic analyzer. Then student will be instruct on how to connect the Combination POD probe correctly to the circuit (refer to the Lab Manual in Appendix A). Figure below showed the connection made between the logic analyzer and the Combination POD also the probe label on the back of the Combination POD:




**Figure 3.1** Connections between the logic analyzer and the Combination POD

BLACK/BLACK A0	-	-	A1 BLACK/WHITE
BLACK/GREY A2	-	-	A2 BLACK/VIOLET
BLACK/BLUE A4	-	-	A3 BLACK/GREEN
BLACK/YELLOW A5	-	-	A4 BLACK/ORANGE
RED/RED A6	-	-	A5 RED/BROWN
RED/BLACK A10	-	-	A6 RED/WHITE
RED/GREY A12	-	-	A7 RED/VIOLET
RED/BLUE A14	-	-	A8 RED/GREEN
BLUE/YELLOW A3	-	-	A9 RED/ORANGE
BLUE/RED A8	-	-	B0 BLUE/ORANGE
BLUE/BLACK A4	-	-	B1 BLUE/BROWN
BLUE/BLUE A6	-	-	B2 BLUE/WHITE
YELLOW/BLUE A8	-	-	B3 BLUE/VIOLET
YELLOW/YELLOW A10	-	-	B4 YELLOW/GREEN
YELLOW/RED A12	-	-	B5 YELLOW/ORANGE
			B6 YELLOW/BROWN



**Figure 3.2** Probe label on the back of the Combination POD




**Figure 3.3** Probe connected to the circuit

### **3.1.2 Setup the Logic Analyzer to Analyze the Sequent Circuit.**

After connecting the circuit the Lab Manual will explain on how to setup the logic analyzer. Some logic analyzer can automatically detect the setup need for the circuit. But in this case most of the setup will need to be made manually. The full instruction on making the setup is explain in the Lab Manual (refer Appendix A)

### **3.1.3 Analyzing the Sequent Circuit**


Finally the Lab Manual will guide the student on how to read and analyze the data from the logic analyzer. Later the student will also be tested on their comprehension on analyzing the data from the logic analyzer to make sure student will really understand to work with logic analyzer. Figure below showed the sample result from the logic analyzer:



**Figure 3.4** Sample result from the logic analyzer

### **3.2 Part 2: State Analyzer**


In this part, the experiment is to analyze the working of 68k microprocessor on the Flight 68k Board using the logic analyzer in State Analyzer Mode. This part of experiment will be divided 3 parts that will be explained later on this chapter. The flow chart bellow will show the plan of this part of the Lab Manual:



**Figure 3.5** Planning for part two of the lab manual

### **3.2.1 Part 2.1: Setup**

The first part of the second part of the Lab Manual is to guide the student on how to setup the logic analyzer to analyze in state mode analyzer. Also, this part of Lab Manual will guide the student on how to connect the microprocessor to the logic analyzer using the Disassembler POD. After the connection is made, the lab Manual will guide the student to trigger the program that already programmed into the EPROM on the Flight 68k board. Finally the lab Manual will guide the student on how to analyze the data trigger on the logic analyzer. Refer to the Part 2.1 of the Lab Manual (Appendix A) for the full instruction.



**Figure 3.6** EPROM on Flight68k board

### **3.2.2 Part 2.2: Assembling Program and preparing .BIN file**

In this part of the Lab Manual, student will be guide on how to assemble the program that already been write earlier using the EASy68k software. The assembling of the program will be done using Command Prompt application on the Window XP. This part is necessary in order to get the .BIN file need to be downloaded into the Flight 68k board. Refer to the Part 2.2 of the Lab Manual (Appendix A) for the full instruction.

### **3.2.3 Part 2.3: Download a Program into the Microprocessor and Trigger the program using Hyper Terminal on Window XP.**

In this part of the Lab Manual, it will guide the student on how to download a program into the microprocessor and instruct the logic analyzer to trigger the data on the address wanted by the user.

First step of this of the experiment is to set the trigger address the user wants to trigger. In this experiment the student will be triggering from the origin address of the program that has been written earlier.

After the triggering address is set, student will be instructed to make the connection between the Flight 68k and the PC. This connection is established using the Hyper Terminal. After the connection is properly establish, the .BIN file that already been create in part 2.3 is download into the 68k microprocessor on the Flight 68k Board.

After downloading is complete, the analysis of the 68k microprocessor student will be instructed to start the analysis. The triggering of the data that need to be analyzed will be start after the student gives the instruction to the 68k microprocessor to go to the address that has been set earlier in the experiment. Refer to the Part 2.3 of the Lab Manual (Appendix A) for the full instruction.

## **Chapter 4**

### **Result**

This chapter will be discussing the output of the project. As we know from the beginning of the project, the main objective of this project is to build the Lab Manual for the logic analyzer. Hence later on, this chapter will be discussing the complete Lab Manual part by part and explaining how it can help student on understanding the working of the logic analyzer and further helping the student to learn on how to use the logic analyzer.


## **4.1 Part 1: Timing Analyzer**

### **4.1.1 Instruction of Part 1 of the Lab Manual.**

In this part of Lab manual student should be able to learn on how to use timing mode analyzer on the logic analyzer. Figure below showed the instruction on the Part 1 of the Lab Manual

**Part1: Timing Mode Analyzer**

**Instruction**


1. This experiment is to use a logic analyzer to analyze the working of counter IC 4026.
2. Connect the Combination POD to the logic analyzer. See figure below:  

3. Connect the circuit with the probe on the Combination POD. Use appendix 1 as referent. Make sure you connect the ground as well. The label for the probe is written on the back of the Combination POD.
4. Switch the logic analyzer and wait till the option screen showed. Select 1(CONFIGURATION).
5. Put the clock as internal and press menu.
6. Select 2(Timing Diagram) and select (Format).
7. Rename:  
ADDR00 → A  
ADDR01 → B  
ADDR02 → C  
ADDR03 → D  
.  
ADDR07 → H
8. Select (Exit) after renaming.
9. Press "run" and than select "fast roll"
10. Switch on the circuit, the output should be showed in the logic analyzer screen.
11. Fill the result form.

87 of 93  
To be done On 1

**Figure 4.1** Instruction of Part 1 of the Lab Manual

### **4.1.2 Result of Part 1 of the Lab Manual.**

Below is the result gather from the Part 1 of the Lab Manual after executing the experiment.



**Figure 4.2(a)** Result of Part 1 of the Lab Manual



a	b	c	d	e	f	g	h	Output
0	1	1	0	0	1	1	1	4
1	1	1	0	0	0	0	0	7
1	1	1	1	0	1	1	0	9
1	1	0	1	1	0	1	1	2
1	0	1	1	0	1	1	0	5
1	1	1	1	1	1	1	0	8
0	1	1	0	0	0	0	1	1
1	1	1	1	0	0	1	1	3

3. From the output table above, discuss the pattern create by the output on the logic analyzer.

**Answer: The result on the logic analyzer shows that the output sequent is counting increasingly from 0 to 9 but in a random sequent.**

4. The circuit is design to count increasing from 0 to 9 and keep looping. From the output show in the logic analyzer, dose the result showed that the circuit is design correctly.

**Answer: Yes**

**Figure 4.2(b)** Result of Part 1 of the Lab Manual

## **4.2 Part 2: State Analyzer**

### **4.2.1.1 Instruction of Part 2.1 of the Lab Manual**

In this part, student should be able to learn to make the state analyzer mode setup and on how to trigger the program that already programmed into the EPROM on the Flight 68k Microprocessor board. Figure below showed the instruction on the Part 2.1 of the Lab Manual.


**Part 2.1: Setup**  
**Instruction**  
1. Connect the Disassembler POD 68000 to the logic analyzer. Make sure that the Disassembler POD 68000 is connecting correctly on MC68000 chip.  


Figure: connection to the logic analyzer


  
2. Switch on the Logic Analyzer then check the 68000 Disassembler POD was Assemble or not.  
3. Clip the 68000 Disassembler POD to the chip MC68000 on 68000Microprocessor Board. Make sure the connection is correct (Pin 1 on DP 68000 to Pin 1 on chip).  


Figure: 68000 Disassembler POD




figure: Connection between 68000 Disassembler POD to 68000 microprocessor

**Figure 4.3(a)** Instruction of Part 2.1 of the Lab Manual

4. Select Confirm




Figure: The disassembler has been loaded

5. Wait until the option menu appear and select 1(CONFIGURATION)
  - I. Set clock selected as EXTERNAL
  - II. Press MENU.
6. Select 3(STATE LISTING)
  - I. Confirm that, no data on the Logic Analyzer
  - II. Select GOTO TRG until it shows the '0000' POS on the upper left of Logic Analyzer display (Starting point it will be triggering).
  - III. Press MENU.
7. Select 4(TRIGGER SETUP)
  - I. On Address HEHEX, Trig Wrd, set as 000000.
  - II. Press MENU.
8. Select 7 (68000 DISASSEMBLER VER (1.01))
  - I. Press RUN button on right side of Logic Analyzer.
  - II. Select SINGLE on the list menu on the bottom.

Figure 4.3(b) Instruction of Part 2.1 of the Lab Manual

9. Switch on the Flight 68k Microprocessor Board and press the reset button. The logic analyzer will trigger the data from the EPROM on the Flight 68k Microprocessor Board.



Figure: Logic analyzer Trigger Function

10. Fill the Result Form.

**Figure 4.3(c)** Instruction of Part 2.1 of the Lab Manual

#### 4.2.1.2 Result of Part 2.1 of the Lab Manual.

Below is the result gather from the Part 2.1 of the Lab Manual after executing the experiment.

**Result**

- Write the first 3 instruction from the logic analyzer.  
Answer:  
**MOVE           #2700,SR**  
**MOVEA.L       #004003F0,A7**  
**CLR.L           004000CE**
- Referring to the cursor 0027 until 0029 from the logic analyzer, fill in the table below.  
Answer:

Cursor	Address	Data	Operation	Bus Transfer	USD/ LSD	r/ w
0027	002246	203C	MOVE.L 00000080,D0		00	1
0028	A0000A	0000	sp data wr	Low byte	10	0
0029	002248	0000	sp data rd		00	1
- On cursor 0028 and 0029, what dose the system do?  
Answer:  
**On cursor 0028 a data is being written and on cursor 0029, a data is being read.**


**Figure 4.4** Result of Part 2.1 of the Lab Manual

#### **4.2.2.1 Instruction of Part 2.2 of the Lab Manual.**


In this part, student should be able to learn how to prepare the .bin file to be downloaded into the Flight 68k Microprocessor board. Figure below showed the instruction on the Part 2.2 of the Lab Manual.

**Part 2.2: Assembling Program and preparing .BIN file**  
**Instruction**

1. Type or copy the pseudo code given into the EASy68K Assembler. Refer to Appendix 1
2. Save the file in .asm, and print it.
3. Run the program to make sure there is no error. Print the listing file.
4. Run the command prom



5. Type "cd \flt68k" change the directories into the flt68k.




**Figure 4.5(a)** Instruction of Part 2.2 of the Lab Manual

6. Type "xasm <dir>:\<file name> <dir>:\<file name> <dir>:\<file name>"

for example If you save the file in E:\prog0900\zyus2 you should type:


"xasm E:\prog0900\zyus2 E:\prog0900\zyus2 E:\prog0900\zyus2"



```
C:\WINDOWS\system32\cmd.exe
Microsoft Windows XP [Version 5.1.2600]
(C) Copyright 1985-2001 Microsoft Corp.

C:\Documents and Settings\MIKROP6>cd\flt68k
C:\FLT68K>edit E:\prog0900\zyus2.asm
C:\FLT68K>xasm E:\prog0900\zyus2 E:\prog0900\zyus2 E:\prog0900\zyus2_
```

7. Press enter and the it will show as below :



```
C:\WINDOWS\system32\cmd.exe

C:\FLT68K>xasm E:\prog0900\zyus2 E:\prog0900\zyus2 E:\prog0900\zyus2

Flight 68000XPC Macro Cross-Assembler, Version 1.10
Copyright (C) 1987-1989 Crossware Products. All rights reserved.

Flight Electronics
Southampton
Hants, UK
Tel: (0703) 227721

Commencing first pass
Commencing second pass
Assembly complete
Bytes filed: 480
0 errors
0 warnings

C:\FLT68K>_
```

8. The .bin file should be in the same directories as the .asm file.

Figure 4.5(b) Instruction of Part 2.2 of the Lab Manual


#### 4.2.2.2 Result of Part 2.1 of the Lab Manual.



Below is the result gather from the Part 2.2 of the Lab Manual after executing the experiment.

**Result**

1. The written program



```
EASy68K Editor/Assembler v5.3.3 - [zyus3.asm]
File Edit Project Options Window Help

PACR EQU $80000D
PADDR EQU $800005
PADR EQU $800011
PBCR EQU $80000F
PBDDR EQU $800007
PBDR EQU $800013

ORG $400400

START MOVEA.L #$4003F0, A7
      MOVE.B #$80, PACR
      MOVE.B #$00, PADDR ;SET PORT A AS INPUT
      MOVE.B #$80, PBCR
      MOVE.B #$FF, PBDDR ;SET PORT B AS OUTPUT

READAGA MOVE.B PADR, DO ;PORT A (INPUT-SWITCH) TO 'DO'
        EOR    #$11111111, DO
        MOVE.B DO, PBDR ;'DO' TO PORT B (OUTPUT-LED)
        JMP    READAGA

1: 1 Insert
```

Figure 4.6(a) Result of Part 2.2 of the Lab Manual



## 2. Listing file from EASy68K

```

00000000                                1
00000000 =0080000D                      2  PACR    EQU    $80000D
00000000 =00800005                      3  PADDR   EQU    $800005
00000000 =00800011                      4  PADR    EQU    $800011
00000000 =0080000F                      5  PBCR    EQU    $80000F
00000000 =00800007                      6  PBDDR   EQU    $800007
00000000 =00800013                      7  PBDR    EQU    $800013
00000000                                8
00400400                                9          ORG    $400400
00400400                               10
00400400 2E7C 004003F0                   11  START   MOVEA.L #$4003F0,A7
00400406 13FC 0080 0080000D              12          MOVE.B  #$80,PACR
0040040E 13FC 0000 00800005              13          MOVE.B  #$00,PADDR
00400416 13FC 0080 0080000F              14          MOVE.B  #$80,PBCR
0040041E 13FC 00FF 00800007              15          MOVE.B  #$FF,PBDDR
00400426                                16
00400426 1039 00800011                   17  READAGA MOVE.B  PADR,DO
0040042C 0A40 00FF                       18          EOR     %#11111111,DO
00400430 13C0 00800013                   19          MOVE.B  DO,PBDR
00400436 4EF9 00400426                   20          JMP     READAGA
Line 21 WARNING: END directive missing, starting address not set

No errors detected
1 warning generated

```

**Figure 4.6(b)** Result of Part 2.2 of the Lab Manual

#### **4.2.3.1 Instruction of Part 2.3 of the Lab Manual.**

In this part, student should be able to learn how to make the connection on the Flight 68k Microprocessor board using the Hyper Terminal. Also student should be able learn how to download the program into the Flight 68k Microprocessor board and how to trigger the logic analyzer to analyze the program that have been download into the microprocessor. Figure below showed the instruction on the Part 2.3 of the Lab Manual.

#### **Part 2.3: Download a Program into the Microprocessor and Trigger the program using Hyper Terminal on Window XP.**

##### **Instruction**


1. Redo instruction 1 to 6 from part 2.1 if necessary .
2. Select 4(TRIGGER SETUP)
  - I. On Address HEHEX, Trig Wrd, set as 400400.
  - II. Press MENU.
3. Connect the serial cable into LK2 socket and switch on the Flight 68k Microprocessor Board.
4. Open the Hyper Terminal :  
start|All Program|Accessories|Communication|Hyperterminal




5. Put the name and click ok.

**Figure 4.7(a)** Instruction of Part 2.3 of the Lab Manual


6. Follow the procedure in the figures below



**Figure 4.7(b)** Instruction of Part 2.3 of the Lab Manual




7. After getting the hyper terminal prom window push the reset button on the Flight 68k Microprocessor Board and press enter three times. The window should show as below:



**Figure 4.7(c)** Instruction of Part 2.3 of the Lab Manual

8. Type "lt" and press enter.



9. Click TRANSFER on the MENU, and then SEND TEXT FILE.





Figure 4.7(d) Instruction of Part 2.3 of the Lab Manual

10. Search .bin file that you create before.
11. Select 7 (68000 DISASSEMBLER VER (1.01))
  - I. Press RUN button on right side of Logic Analyzer.
  - II. Select SINGLE on the list menu on the bottom
12. Back at the Hyper Terminal, type "go" and enter address "400400" after the LOAD COMPLETED and press enter.



13. The logic analyzer should trigger and showed the listing of program that has been downloaded into the microprocessor.
14. Fill the result form.

Figure 4.7(e) Instruction of Part 2.3 of the Lab Manual



#### **4.2.3.2 Result of Part 2.1 of the Lab Manual.**

Below is the result gather from the Part 2.3 of the Lab Manual after executing the experiment.

##### **Result**

1. Write the first 9 operation showed in the logic analyzer.

Answer:

```
MOVEA.L  #$4003F0,A7
MOVE.B   #$80,0080000D.L
MOVE.B   #$00,00800005.L
MOVE.B   #$80,0080000F.L
MOVE.B   #$FF,00800007
MOVE.B   #00FF,D0
EOR      #%11111111,D0
MOVE.B   D0,PBDR
JMP      READAGA
```

2. Discuss the different output showed from the address 400406, 40040E, 400416 and 40041E.

Answer:

If we take for example operation “**MOVE.B       #\$80,0080000D.L**” on address 400406 from the logic analyzer and compare it with the original program that we download into the logic analyzer, we can actually see that it the same as operation “**MOVE.B   #\$80,PACR**” because, PACR is equal to 80000D. This is also implies to the other address in question.

3. From the result showed above, is it true that the output on the logic analyzer is the same as the output generate on the EASy68k.

Answer:

Yes

**Figure 4.8(a) Result of Part 2.3 of the Lab Manual**

4. Redo step 2 but set the trigger address to 400406, press menu and redo step 7 till 12. Write the first 3 instruction|show from the logic analyzer and discuss why the result is the way it is.

Answer:

```
MOVE.B    #S80,0080000D.L  
MOVE.B    #S00,00800005.L  
MOVE.B    #S80,0080000F.L
```

The logic analyzer is showing this result because it is instructed to only capture the data starting from the address 400406 which contain the instruction “MOVE.B #S80,0080000D.L”. Hence producing the result as showed above.

**Figure 4.8(b)** Result of Part 2.3 of the Lab Manual



## **Chapter 5**

### **Discussion**

From the very beginning of this project, a lot of research has been done concerning the usage of the logic analyzer. The information gathered from the research then used to build the Lab Manual which is the main objective of the project. However there is still some of the aspect concerning the logic analyzer is not included in this project. One of the main reasons is because it is not helping on achieving the objective of the project. Thus this chapter is dedicated on discussing all elements concerning the logic analyzer.

### **5.1 Logic Analyzer Categories**

In this project the logic analyzer used was the LA4800 logic analyzer from Thurlby Thandar. This logic analyzer can be categorized in the 'mainframes' category. It consists of a chassis containing the display, controls, control computer, and multiple slots into which the actual data capturing hardware is installed.

There are also two other categories of logic analyzer, the 'standalone units' and 'PC-based'. The 'standalone units' are the kind of logic analyzer that integrates everything including the oscilloscope into a single package, which is usually installed at the factory.

The "PC-based" logic analyzers are the kind of logic analyzer that have their hardware connect to a computer through a USB or LPT connection and then relay the captured signals to the software on the computer. These instruments are less expensive than either mainframes or standalone units although they lack the sophisticated functionality. These devices are typically much smaller, because they do not need displays or hardware input such as dials.

### **5.2 Probing the Circuit**

The logic analyzer can be used to analyze any digital circuit as long as it is probed properly. However, there are several issues concerning the probing of the circuit. Even though the logic analyzer's specialty is to read many channels in the circuit, too many probes may cause the capacitance in the circuit to increase, hence causing the reading on the logic analyzer to become inaccurate. Other than too many probes on the circuit, the cable used to connect the probe to the logic analyzer can also cause an increase in capacitance in the circuit.

Thus, in order to reduce this effect, some logic analyzers use a low capacitance material for the probe. Also, reducing the length of the connector cable can also reduce this effect.

### **5.3 Analyzing a System.**

Most of the program will go through the debugging process after the designing process. This process can be done using debugging software like EASy68k. This software will provide the analysis of the program. So on most digital design can be analyze during the design stage of the system.

However once the program is install into the hardware, we cannot what really happen inside the system. Thus the logic analyzer can be very useful in this case especially if there is no information on the programming of the system. This has been showed in the part 2.1 of the Lab Manual where the logic analyzer is used to trigger the data from the EPROM on the Flight 68k board.

### **5.4 Trigger Function**

In part 2.3 of the Lab Manual, the student is showed on how to trigger the data from the system. With this function, a logic analyzer user will be able to observe the specific data that need to be observed. This function is also proving to be very useful especially if the logic analyzer have a limited amount of memory.

## **Chapter 6**

### **Conclusion and Suggestion**

#### **6.1 Conclusion**

Since the very beginning the objective of this project has been state clearly is to build a logic analyzer. Later, a counter circuit is build and successfully analyzes using the logic analyzer in the Timing Analyzer Mode. Also by using the State Analyzer Mode, the working of the microprocessor on the Flight68k board has been successfully analyzes. Further, a lab manual for the logic analyzer is build and all the experiments in the manual were execute and proves.

In conclusion, this project is successfully archived its objective which is to build a Lab Manual for the logic analyzer. By practicing using this lab manual, student should be able to use both timing and state analyzing mode in the logic analyzer.

Other than already state as above, in this project student will be learning on how to choose an appropriate probe according to the circuit that will be analyze. Further more in this project will be expose on writing and assembling program and usage of Hyper Terminal.

## **6.2 Suggestion**

There are still a few improvements that can be done if this project is to be continued in the future. These are some suggestion for improvement:

1. The use of more advance logic analyzer can be considered. This is due to the accuracy of the analysis, number of function available, and the deeper memory to analyze more data.
2. The analysis process can be done more with efficient if there is a print function available.
3. In the 'State Analyzer Mode' part in this project, Flight 68k board is used as the test subject, in the future, it is suggested to use variable test subject so a variable kind of probe can be used.

## REFERENCES

1. William D. Cramer, Gerry Kane. 68000 microprocessor handbook. McGraw-Hill. 2nd edition. 2006
2. Joseph J. Carr. 68000 User's Manual. 1987
3. Walter A. Triebel, Avtar Singh. The 68000 and 68020 microprocessors: hardware, software, and interfacing techniques. Prentice Hall, University of Michigan. 1991
4. Walter A. Triebel, Avtar Singh. The 68000 microprocessor: architecture, software, and interfacing techniques. Prentice Hall, University of Michigan. 1986
5. THURLBY LA3200/4800 Microprocessor disassembler POD Operating Manual
6. Ahmad. Aimi Ruzaimi. Lab Manual for Logic Analyzer: 68000 Microprocessor as the Test Hardware.
7. Abdullah Suhaimi. Nor Aminah. Lab Manual for Logic Analyzer: 68HC11 Microcontroller as the Test Hardware.

## **Appendix A**

### **Lab Manual for Logic Analyzer.**

#### **OBJECTIVE:**

1. To learn how to use the Logic Analyzer.
2. To study the working of the 4026 IC
3. To study the programming inside the Flight 68k Microprocessor board.

#### **EQUIPMENT:**

1. Logic Analyzer.
2. Combination POD
3. Counter circuit with 4026 IC
4. Disassembler POD for 68000.
5. Flight 68k Microprocessor and application board.

#### **THEORY:**

A Logic Analyzer is an electronic instrument that could display multiple digital signals on a single screen. They are usually used for capturing data in digital systems that have too many channels to be examined with an oscilloscope. Software running on the Logic Analyzer can convert the captured data into timing diagrams, protocol decodes, state machine traces, assembly language, or correlate assembly with source-level software. A logic analyzer can be used to analyze any kind of digital circuit as long as it is probe correctly.

## **Part1: Timing Mode Analyzer**

### **Instruction**

1. This experiment is to use a logic analyzer to analyze the working of counter IC 4026.
2. Connect the Combination POD to the logic analyzer. See figure below:



3. Connect the circuit with the probe on the Combination POD. Use appendix B as a referent. Make sure you connect the ground as well. The label for the probe is written on the back of the Combination POD.
4. Switch the logic analyzer and wait till the option screen showed. Select 1(CONFIGURATION).
5. Put the clock as internal and press menu.
6. Select 2(Timing Diagram) and select (Format).
7. Rename:  
ADDR00 → A  
ADDR01 → B  
ADDR02 → C  
ADDR03 → D



ADDR07 → H


8. Select (Exit) after renaming.
9. Press “run” and then select “fast roll”
10. Switch on the circuit, the output should be shown in the logic analyzer screen.
11. Fill the result form.

## Part1: Timing Mode Analyzer

### Result

1. Draw the output show in the logic analyzer at least for 17 clock cycle.

Answer:



2. Decode the signal from the output (refer to Appendix B) and fill the table below.

Answer:

a	b	c	d	e	f	g	h	Output
1	1	1	1	1	1	1	0	8
0	1	1	0	0	0	0	1	1
0	1	1	0	0	1	1	1	4
1	1	1	0	0	0	0	0	7
1	1	1	1	1	1	0	1	0
1	1	0	1	1	0	1	1	2
1	0	1	1	0	1	1	0	5
1	1	1	1	1	1	1	0	8
0	1	1	0	0	0	0	1	1

a	b	c	d	e	f	g	h	Output
0	1	1	0	0	1	1	1	4
1	1	1	0	0	0	0	0	7
1	1	1	1	0	1	1	0	9
1	1	0	1	1	0	1	1	2
1	0	1	1	0	1	1	0	5
1	1	1	1	1	1	1	0	8
0	1	1	0	0	0	0	1	1
1	1	1	1	0	0	1	1	3

3. From the output table above, discuss the pattern create by the output on the logic analyzer.

Answer: **The result on the logic analyzer shows that the output sequent is counting increasingly from 0 to 9 but in a random sequent.**

4. The circuit is design to count increasing from 0 to 9 and keep looping. From the output show in the logic analyzer, dose the result showed that the circuit is design correctly.

Answer: **Yes**

## **Part2: State Mode Analyzer**

### **Part 2.1: Setup**

#### **Instruction**

1. Connect the Disassembler POD 68000 to the logic analyzer. Make sure that the Disassembler POD 68000 is connecting correctly on MC68000 chip.




Figure: connection to the logic analyzer

2. Switch on the Logic Analyzer then check the 68000 Disassembler POD was Assemble or not.
3. Clip the 68000 Disassembler POD to the chip MC68000 on 68000Microprocessor Board. Make sure the connection is correct (Pin 1 on DP 68000 to Pin 1 on chip).




Figure: 68000 Disassembler POD

figure: Connection between 68000 Disassembler POD to 68000 microprocessor

#### 4. Select Confirm




Figure: The disassembler has been loaded

5. 5.Wait until the option menu appear and select 1(CONFIGURATION)
  - I. Set clock selected as EXTERNAL
  - II. Press MENU.

6. Select 3 (STATE LISTING)
  - I. Confirm that, no data on the Logic Analyzer
  - II. Select GOTO TRG until it shows the '0000' POS on the upper left of Logic Analyzer display (Starting point it will be triggering).
  - III. Press MENU.
  
7. Select 4 (TRIGGER SETUP)
  - I. On Address HEHEX, Trig Wrd, set as 000000.
  - II. Press MENU.
  
8. Select 7 (68000 DISASSEMBLER VER (1.01))
  - I. Press RUN button on right side of Logic Analyzer.
  - II. Select SINGLE on the list menu on the bottom.

- Switch on the Flight 68k Microprocessor Board and press the reset button. The logic analyzer will trigger the data from the EPROM on the Flight 68k Microprocessor Board.



Figure: Logic analyzer Trigger Function

- Fill the Result Form.

### Result

- Write the first 3 instruction from the logic analyzer.

Answer:

```
MOVE          #2700,SR
MOVEA.L       #004003F0,A7
CLR.L         004000CE
```

- Referring to the cursor 0027 until 0029 from the logic analyzer, fill in the table below.

Answer:

Cursor	Address	Data	Operation	Bus Transfer	USD/ LSD	r/w
0027	002246	203C	MOVE.L 00000080,D0		00	1
0028	A0000A	0000	sp data wr	Low byte	10	0
0029	002248	0000	sp data rd		00	1

- On cursor 0028 and 0029, what dose the system do?


Answer:

**On cursor 0028 a data is being written and on cursor 0029, a data is being read.**


## **Part 2.2: Assembling Program and preparing .BIN file**

### **Instruction**

1. Type or copy the pseudo code given into the EASy68K Assembler. Refer to Appendix C
2. Save the file in .asm, and print it.
3. Run the program to make sure there is no error. Print the listing file.
4. Run the command prom



5. Type “cd\flt68k” change the directories into the flt68k.






6. Type “**xasm <dir>:\<file name> <dir>:\<file name> <dir>:\<file name>**”

for example If you save the file in E:\prog0900\zyus2 you should type:


“**xasm E:\prog0900\zyus2 E:\prog0900\zyus2 E:\prog0900\zyus2**”



```
C:\WINDOWS\system32\cmd.exe
Microsoft Windows XP [Version 5.1.2600]
(C) Copyright 1985-2001 Microsoft Corp.

C:\Documents and Settings\MIKROP6>cd\flt68k
C:\FLT68K>edit E:\prog0900\zyus2.asm
C:\FLT68K>xasm E:\prog0900\zyus2 E:\prog0900\zyus2 E:\prog0900\zyus2_
```

7. Press enter and the it will show as below :



```
C:\WINDOWS\system32\cmd.exe

C:\FLT68K>xasm E:\prog0900\zyus2 E:\prog0900\zyus2 E:\prog0900\zyus2
Flight 68000XPC Macro Cross-Assembler, Version 1.10
Copyright (C) 1987-1989 Crossware Products. All rights reserved.

Flight Electronics
Southampton
Hants, UK
Tel: (0703) 227721


Commencing first pass
Commencing second pass
Assembly complete
Bytes filed: 480
0 errors
0 warnings

C:\FLT68K>_
```

8. The .bin file should be in the same directories as the .asm file.

## Result

1. The written program



The screenshot shows the EASy68K Editor/Assembler v5.3.3 window. The title bar reads "EASy68K Editor/Assembler v5.3.3 - [zyus3.asm]". The menu bar includes File, Edit, Project, Options, Window, and Help. The toolbar contains icons for file operations and execution. The main text area displays the following assembly code:

```
PACR      EQU      $80000D
PADDR     EQU      $800005
PADR      EQU      $800011
PBCR      EQU      $80000F
PBDDR     EQU      $800007
PBDR      EQU      $800013

          ORG      $400400

START     MOVEA.L   #$4003F0, A7
          MOVE.B    #$80, PACR
          MOVE.B    #$00, PADDR      ;SET PORT A AS INPUT
          MOVE.B    #$80, PBCR
          MOVE.B    #$FF, PBDDR     ;SET PORT B AS OUTPUT

READAGA   MOVE.B    PADR, DO        ;PORT A (INPUT-SWITCH) TO 'DO'
          EOR       #%11111111, DO
          MOVE.B    DO, PBDR        ;'DO' TO PORT B (OUTPUT-LED)
          JMP       READAGA
```

The status bar at the bottom shows "1: 1" and "Insert" mode.

## 2. Listing file from EASy68K

```
00000000          1
00000000 =0080000D      2  PACR      EQU      $80000D
00000000 =00800005      3  PADDR      EQU      $800005
00000000 =00800011      4  PADR      EQU      $800011
00000000 =0080000F      5  PBCR      EQU      $80000F
00000000 =00800007      6  PBDDR      EQU      $800007
00000000 =00800013      7  PBDR      EQU      $800013
00000000          8
00400400          9          ORG      $400400
00400400         10
00400400 2E7C 004003F0   11  START      MOVEA.L  #$4003F0,A7
00400406 13FC 0080 0080000D 12          MOVE.B   #$80,PACR
0040040E 13FC 0000 00800005   13          MOVE.B   #$00,PADDR
00400416 13FC 0080 0080000F   14          MOVE.B   #$80,PBCR
0040041E 13FC 00FF 00800007   15          MOVE.B   #$FF,PBDDR
00400426          16
00400426 1039 00800011      17  READAGA  MOVE.B   PADR,DO
0040042C 0A40 00FF          18          EOR       %#11111111,DO
00400430 13C0 00800013      19          MOVE.B   DO,PBDR
00400436 4EF9 00400426      20          JMP       READAGA
Line 21 WARNING: END directive missing, starting address not set

No errors detected
1 warning generated
```

## **Part 2.3: Download a Program into the Microprocessor and Trigger the program using Hyper Terminal on Window XP.**

### **Instruction**


1. Redo instruction 1 to 6 from part 2.1 if necessary .
2. Select 4(TRIGGER SETUP)
  - I. On Address HEHEX, Trig Wrd, set as 400400.
  - II. Press MENU.
3. Connect the serial cable into LK2 socket and switch on the Flight 68k Microprocessor Board.
4. Open the Hyper Terminal :

start|All Program|Accessories|Communication|Hyperterminal



5. Put the name and click ok.

6. Follow the procedure in the figures below



The "Connect To" dialog box is shown with a blue title bar and a yellow background. It contains a red telephone icon and the text "zyus". Below this, it says "Enter details for the phone number that you want to dial:". There are four input fields: "Country/region:" with a dropdown menu showing "United States (1)", "Area code:" with a text box containing "07", "Phone number:" with an empty text box, and "Connect using:" with a dropdown menu showing "COM1". At the bottom are "OK" and "Cancel" buttons.

**Connect To**

zyus

Enter details for the phone number that you want to dial:


Country/region: United States (1)

Area code: 07

Phone number:

Connect using: COM1

OK Cancel



The "COM1 Properties" dialog box is shown with a blue title bar and a yellow background. It has a "Port Settings" tab. Inside the tab, there are five settings: "Bits per second:" with a dropdown menu showing "9600", "Data bits:" with a dropdown menu showing "8", "Parity:" with a dropdown menu showing "None", "Stop bits:" with a dropdown menu showing "1", and "Flow control:" with a dropdown menu showing "None". At the bottom of the tab is a "Restore Defaults" button. At the bottom of the dialog are "OK", "Cancel", and "Apply" buttons.

**COM1 Properties**

Port Settings

Bits per second: 9600

Data bits: 8


Parity: None

Stop bits: 1


Flow control: None

Restore Defaults


OK Cancel Apply




7. After getting the hyper terminal prom window push the reset button on the Flight 68k Microprocessor Board and press enter three times. The window should show as below:



8. Type "lt" and press enter.




9. Click TRANSFER on the MENU, and then SEND TEXT FILE.



10. Search .bin file that you create before.
11. Select 7 (68000 DISASSEMBLER VER (1.01))
- Press RUN button on right side of Logic Analyzer.
  - Select SINGLE on the list menu on the bottom

12. Back at the Hyper Terminal, type “go” and enter address “400400” after the LOAD COMPLETED and press enter.



```
alind - HyperTerminal
File Edit View Call Transfer Help

Welcome to the Flight 68K Mk2
Designed and Manufactured by Flight Electronics International Ltd.
Suppliers of high technology products to education.
Call 01703 227721. Fax 01703 330039.
Email sales@flight.demon.co.uk.
CompuServe 100043,3305.

Firmware Version V3.01 (C) Flight Electronics International Ltd. 1993

F> lt
LOAD "S" FORMAT OBJECT FILE FROM TERMINAL. TERMINATOR IS CONTROL T
ENTER OFFSET (<CR> IF NONE) :
LOAD COMPLETED
F> go
ENTER ADDRESS : 400400_

Connected 0u02b37 Auto detect 9600 8-N-1 SCROLL CAPS NUM Capture Print auto
```

13. The logic analyzer should trigger and showed the listing of program that has been downloaded into the microprocessor.
14. Fill the result form.



## **Result**

1. Write the first 9 operation showed in the logic analyzer.

Answer:

```
MOVEA.L    #$4003F0,A7
MOVE.B     #$80,0080000D.L
MOVE.B     #$00,00800005.L
MOVE.B     #$80,0080000F.L
MOVE.B     #$FF,00800007
MOVE.B     #00FF,D0
EOR        #01111111,D0
MOVE.B     D0,PBDR
JMP        READAGA
```

2. Discuss the different output showed from the address 400406, 40040E,400416 and 40041E.

Answer:

**If we take for example operation “MOVE.B       #\$80,0080000D.L” on address 400406 from the logic analyzer and compare it with the original program that we download into the logic analyzer, we can actually see that it the same as operation**

**“MOVE.B   #\$80,PACR” because, PACR is equal to 80000D. This is also implies to the other address in question.**

3. From the result showed above, is it true that the output on the logic analyzer is the same as the output generate on the EASy68k.

Answer:

**Yes**

4. Redo step 2 but set the trigger address to 400406, press menu and redo step 7 till 12. Write the first 3 instruction show from the logic analyzer and discuss why the result is the way it is.

Answer:


```
MOVE.B     #$80,0080000D.L
MOVE.B     #$00,00800005.L
MOVE.B     #$80,0080000F.L
```

**The logic analyzer is showing this result because it is instructed to only capture the data starting from the address 400406 which contain the instruction**


**“MOVE.B   #\$80,0080000D.L”. Hence producing the result as showed above.**

## Appendix B

### Schematic for Part 1



#### 4026 Counter IC Layout




The count advances as the clock input becomes high (on the rising-edge). The outputs a-g go high to light the appropriate segments of a common-cathode 7-segment display as the count advances. The maximum output current is about 1mA with a 4.5V supply and 4mA with a 9V supply. This is sufficient to directly drive many 7-segment LED displays. The table below shows the segment sequence in detail.

The reset input should be low (0V) for normal operation (counting 0-9). When high it resets the count to zero. The disable clock input should be low (0V) for normal operation. When high it disables counting so that clock pulses are ignored and the count is kept constant. The enable display input should be high (+Vs) for normal operation. When low it makes outputs a-g low, giving a blank display. The enable out follows this

input but with a brief delay. The  $\div 10$  output (h in table) is high for counts 0-4 and low for 5-9, so it provides an output at 1/10 of the clock frequency. It can be used to drive the clock input of another 4026 to provide multi-digit counting. The not 2 output is high unless the count is 2 when it goes low.

#### LED Output Sequence

Outputs from the 4026 counter and display driver IC								
Count	a	b	c	d	e	f	g	h
0	•	•	•	•	•	•		•
1		•	•					•
2	•	•		•	•		•	•
3	•	•	•	•			•	•
4		•	•			•	•	•
5	•		•	•		•	•	
6	•		•	•	•	•	•	
7	•	•	•					
8	•	•	•	•	•	•	•	
9	•	•	•	•		•	•	




7-segment display

• = segment on. h is used to drive other counters.

## Appendix C

### The program used in Part 2:



```
EASy68K Editor/Assembler v5.3.3 - [zyus3.asm]
File Edit Project Options Window Help
[Icons] [Icons] [Icons] [Icons] [Icons] [Icons] [Icons] [Icons] [Icons] [Icons] [Icons] [Icons]

PACR    EQU    $80000D
PADDR   EQU    $800005
PADR    EQU    $800011
PBCR    EQU    $80000F
PBDDR   EQU    $800007
PBDR    EQU    $800013

        ORG    $400400

START   MOVEA.L  $$4003F0, A7
        MOVE.B  $$80, PACR
        MOVE.B  $$00, PADDR      ;SET PORT A AS INPUT
        MOVE.B  $$80, PBCR
        MOVE.B  $$FF, PBDDR      ;SET PORT B AS OUTPUT

READAGA MOVE.B   PADR, DO        ;PORT A (INPUT-SWITCH) TO 'DO'
        EOR     #%11111111, DO
        MOVE.B  DO, PBDR        ;'DO' TO PORT B (OUTPUT-LED)
        JMP     READAGA

2: 1    Modified Insert
```